Year of Publication 2010 Other Authors S. Wairya, R. K. Nagaria and S. Tiwari Published in Proc. International Conference on Advances in Information, Communication Technology and VLSI Design Publication Title New Design Methodologies for High Speed Low-Power 1-Bit CMOS Full Adder Circuits
