Mitigation of Voltage Sag Swell Interruption and Harmonics Using a Custom Power Device for Improvement of Power Quality Read more about Mitigation of Voltage Sag Swell Interruption and Harmonics Using a Custom Power Device for Improvement of Power Quality
Optimization of Environmental Parameters Relative Humidity and IAQ PM10 for Residential Buildings Using Enhanced JAYA Algorithm Read more about Optimization of Environmental Parameters Relative Humidity and IAQ PM10 for Residential Buildings Using Enhanced JAYA Algorithm
THD Reduction Using Cascaded DC AC DC AC Multilevel Converter Read more about THD Reduction Using Cascaded DC AC DC AC Multilevel Converter
MODELLING OF ACTIVE DISTRIBUTION SYSTEM WITH BESS AND SC IN MICROGRIDS Read more about MODELLING OF ACTIVE DISTRIBUTION SYSTEM WITH BESS AND SC IN MICROGRIDS
Optimization of Environmental Parameters Relative Humidity and IAQ PM10 for Residential Buildings Using Enhanced JAYA Algorithm Read more about Optimization of Environmental Parameters Relative Humidity and IAQ PM10 for Residential Buildings Using Enhanced JAYA Algorithm
Design Analysis of an Energy Efficient Low Power Dynamic Comparator Using NMOS Based Preamplifier 6th 7th July 2023 ICCCNT IIT Delhi Delhi India Read more about Design Analysis of an Energy Efficient Low Power Dynamic Comparator Using NMOS Based Preamplifier 6th 7th July 2023 ICCCNT IIT Delhi Delhi India
Performance Analysis of Ternary Full Adder designs using proposed Ternary 3 1 MUX 23 24 August TEECCON REVA University Bengaluru India Read more about Performance Analysis of Ternary Full Adder designs using proposed Ternary 3 1 MUX 23 24 August TEECCON REVA University Bengaluru India
Design and Implementation of Low Power Flipped Voltage Follower Differential Pair based Summing Stage OTA Read more about Design and Implementation of Low Power Flipped Voltage Follower Differential Pair based Summing Stage OTA
Implementation of Low Power Frequency Divider Circuit using GDI Technique Read more about Implementation of Low Power Frequency Divider Circuit using GDI Technique
2 1 MUX Design Using Multidinous Logic Families at 45nm Technology Read more about 2 1 MUX Design Using Multidinous Logic Families at 45nm Technology
